You have a device A connected through 8 channels that can transmit binary signals (1 bit per channel) at a rate of 200 MHz to a device B which you have to design, and which then has to transmit through a single channel of 1 Gb/s to a device C. What can you say about this network. What do you have to look out for?
Draw the 2 to 1 multiplexer using not, and, nor gate and design verilog code from it.
Basic digital design questions, eg. setup time, hold time. Verilog programming.
How does clock skew affect the operational frequency of this circuit.
STATIC TIMING ANALYSIS
Initiative
It was on campus interview what is memory ?? what is usb ?? realize 8*3 encode using 2*1 mux what is difference between latch and flip flop what is setup time and hold time
Resume Based Questions SoC design flow State Machine code
Que hace el comando for en Python.
Static timing analysis (writing max, min delay, multi cycle path, false path), clock domain crossing (for 1-bit, multi bit), Coding questions, questions on previous projects
Viewing 11 - 20 interview questions