Check the awareness of applying pre and post randomization in variables in uvm_object.
Asic Engineer Interview Questions
1,075 asic engineer interview questions shared by candidates
5/6 interviewers asked about past work experience, design problems, and analysis of circuits. One interviewer asked general get-to-know you questions.
Fifo functionality and verilog code to write
What is the difference b/w create_clock and create_generated_clock?
design a fsm for pattern detection
never learned perl before so did not answer.
explain last project
design a divide by 3 divider
the questions that were asked were basic digital design was asked to design a mod 10 counter using t flip flop
About my understanding of layout tools, the environment and fluency on the design flow.
Viewing 81 - 90 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer