My previous experience, as well as a few mock examples related to verification and what my process would be
Asic Engineer Interview Questions
1,076 asic engineer interview questions shared by candidates
I don't remember the question clearly but something that had to do with implementing some methods in a (UVM-like) Scoreboard class.
1st round: asked basic verilog questions like difference between wires & regs, difference between if-statements and case statements. Asked about projects on resume. Asked a small project and how I should approach it. 2nd round: gave a problem and had to create FSM and verilog.
Q.There was a discussion on mealy and moore machine.
The first interview asked basic technical questions about logic design, STA and FSM etc. The second one was RTL coding for synchronous FIFO with depth=5
Node insertion in linked list. Fibonacci series function, hardware to generate Fibonacci series, prime number generation hardware , STA concepts, clock domain crossing, use of synchronizes, skew and setup hold time violation.
Explain past work experience and Project details.
First of all, he asked about the project you have done. Then he asked me two problems related to probability and static. One is to calculate the pdf of the random variable which is function of a set of iid random variables, the other is to derive the MAP for given random variable with specific distribution.
Describe a time when you need to gather information from different sources to troubleshoot an issue.
Write verilog code for D ff.
Viewing 841 - 850 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer