How would you stress test a safe lock?
Asic Engineer Interview Questions
1,076 asic engineer interview questions shared by candidates
Tell me about yourself.
Regarding testbench in sv and uvm
Making sure that you are familiar with Synopsys place and route flow.
To design a FIFO in Verilog.
I was asked to give a brief on PCIe protocol
In my question paper they were asking the .. 1. comp of SRAM and DRAM 2. si bandgap 3. design circuit using NAND gates 4. function and task in verilog 5. verilog programming 6. static timing analysis 7. k maps 8. self compliment codes 9. related to network analysis
Design guidelines and concepts; the earliest available on board time.
How to solve CDC problems
I had all my questions related to my job.
Viewing 771 - 780 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer