Draw a gate using a Multiplexer.
Asic Engineer Interview Questions
1,075 asic engineer interview questions shared by candidates
latch-up, filters, Nand gate using CMOS, mux implementation.
What part of this 32-bit binary code is corrupted?
What are setup time- and hold time- violations and how to resolve them. Project detail.
Learn about properties and try to apply same while writing assertions and coverage points.
What are the areas of my interest?
1: Asked me about my resume. Mainly about the DDR2 memory controller on my resume. 2: Asked me about FPGA.
What is the difference b/w create_clock and create_generated_clock?
design a fsm for pattern detection
never learned perl before so did not answer.
Viewing 61 - 70 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer