What is Setup time and Hold Time? Verilog and C syntax related Questions. Questions of Digital Electronics
Verification Interview Questions
3,649 verification interview questions shared by candidates
Gate level simulation, UVM, system verilog
There where no unexpected questions. All the questions where moderate.
How did you verified for BER in a SERDES design?
Basic verilog and design questions
About previous job role .
Questions about your experience and past jobs
Call uvm_agent function from uvm_sequence to display "hello world"
1) Write the full adder code and testbench in Verilog? 2) Truth table of JK and D flip flop? 3) Why do glitches occur, and how to solve them? 4) Implement NAND gate using mux?
Basically they wanted to see if I can understand a large code base quickly
Viewing 3241 - 3250 interview questions