Some question about UVM
Verification Interview Questions
3,652 verification interview questions shared by candidates
Projects. Smith chart. Layout(Stick diagram). Asked to draw some layouts like LNA.
What is your worst personal quality.
Mostly technical scenario based.
Talk about the project that I did, which is designing a single-cycle processor
Basic question related to verilog, SV, digital, UVM, project done
What is flipflop latch logical quese
Projects
constraints
Digital electronics basics and verilog basics
Viewing 3171 - 3180 interview questions