What is the difference of function and task in verilog
Verification Interview Questions
3,654 verification interview questions shared by candidates
On-campus: Verilog code writing, simple hardware design question using muxes and counter that was approached from different levels of abstraction. Phone Interview: Entirely computer architecture questions, including cache coherency protocols, cache organizations
Q. Describe your test plan for a FIFO
Sv and UVM project knowledge protocol mentioned in CV
How to implement a priority encoder in Verilog?
setup/hold time ;verification coverages and types
why should we hire you
Tell us more about your work at "A." How would you verify something? How would you go about writing a protocol and timeless for a project?
Basics on ddr verification and functional coverage
UVM, components, monitor, driver, constraints
Viewing 3051 - 3060 interview questions