Explain Caches Virtual Memory Flip Flops
Verification Interview Questions
3,655 verification interview questions shared by candidates
how to verify a design
constraints: memory partition related constraints. assertions: implication and non implication
questions about Constraints, arrays, uvm sequences etc asked.
Verilog wrapping counter module with synchronous reset
C++, Computer Architecture, Verilog and Academic Projects
A chip was given which performs (001)addition,(010) subtraction, (011)multiplication and division(100) on 8 bit value, it can store 20 operands at a time in a stack and 2 bits for error handling, Arth overflow Stack over 1.Questions was to find out end cases and possible errors and how can we handle it in verilog test benches?. 2. Also, How to write those test cases. ?
Very basic questions on Academics
convert d flip flop to t flip flop
Which area are you specialized in?
Viewing 1551 - 1560 interview questions