Questions ranged from logic gates, computer architecture (pipelining ooo), verification and software (data structures)
Verification Engineer Interview Questions
2,564 verification engineer interview questions shared by candidates
SV and UVM related questions and ur understanding
SystemVerilog Basic, Didn't touch upon UVM. OOPS Concepts, Virtual keyword etc.,
About system verilog , verilog, digital electronics
Tell me about your CV. Why do you want to work for us? Why do you want an internship and not a job?
based on digit system and logic design courses
Code C++ - to print Fibonacci series using C++
Oops, identifying corner cases for specific designs, Computer Architecture concepts.
1. They asked me to explain a flip flop function with wave forms and an rtl programme in Verilog. 2. I was given a sequence of input waveform and was asked to design a state diagram and also to write an rtl code in Verilog 3. Functionalities of the Universal gates, clocking domains, STA, few analogue questions 4. To explain the previously done projects of my academic qualification in detail
For a six-deep FIFO with one (and two clocks), push and pop operations, what specific test cases will you use to verify the design?
Viewing 791 - 800 interview questions