Which movie u like please tell us
Verification Engineer Interview Questions
2,558 verification engineer interview questions shared by candidates
Basic SV/UVM questions
Mainly about FSM's and basics of programming languages, It is a plus if you understand the perspective of a HDL.
Implement Linked list - Verification components in a testbench - Modify classic 5 stage pipeline to accommodate SMT -
What is your strength and weeknesses
testbench and test plan.
1. Few questions on writing constraints for certain scenarios. 2. FSM for number divisible by 3 3. UVM subscriber, sequences, TLM ports and FIFO. 4. write code for random number generation for given distribution and ranges. 5. byte addressing in an integer memory system. 6. constrain for non-overlapping segment-addresses generation. 7. Explain any testbench architecture you have worked on. 8. Lots of simple questions to test SystemVerilog and OOP concepts.
the difference of task and fuction in verilog
Write Fibonacci function in C++
Most of the questions were about my projects and basic questions regarding them like UART, FIFO , basic digital design questions, System verilog questions
Viewing 2501 - 2510 interview questions