FIFO sizes and uses. Design question on clock-domain-crossing and clock synchronizers
Verification Engineer Interview Questions
2,565 verification engineer interview questions shared by candidates
Verification concepts and System Verilog concepts
Difference Between Continuous Vs Procedural Assignments.
1.diffrence between latch and flipflop. 2.explain delay and more 3.2x1mux using nand gates 4.write a verilog code for parity encoder. 5.write a verilog code and generate a clk for 100MHZ. 6.diffrence between display and write. 7.explain polymorphism. 8.explain TLM ports. 9.1010101010 genarate a sequence using constraints. 10.diffrence between dynamic array and associative array. 11. Explain and diffrence between case statement with syntax and ifelse statement
A complex circuit was given and I was asked to determine the critical path.
Write verilog code for Armstrong number check
Questions related to randomisation and constraints
Difference between task and function
1 to write an environment vreification to FIFO 2 to write verification image processing To fix bad pixels
Resume related questions, goal as an engineer, what I learned through school/clubs
Viewing 1061 - 1070 interview questions