About digital electronics for VLSI domain
Verification Design Engineer Interview Questions
953 verification design engineer interview questions shared by candidates
Why modport is used? What is polymorphism? What is deep copying ? what is inheritence? Why we are writing interface? Different Phases in UVM? Which phase are task and which are functions?
Then asks questions in SV & UVM starting from basic concepts to transaction level modelling & even asks you to develop a UVC for a protocol.
Not Applicable and confidential as per norms
My projects which was relevant to job role
Asked me questions on Tessent tool
My experience was bad in 2 rounds otherwise good in other 3 rounds.
implement blackjack with classes in python
Write code for a UVC mimicing a memory . Reactive sequence in UVM
FIbonacci series
Viewing 931 - 940 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer