Do you have experience in Verilog?
Gestore Ip Interview Questions
556 gestore ip interview questions shared by candidates
If you had to add cache in the pipeline stage, where would you add it?
Usage of trees
Questions were from basic digital design (Flip flop, latch, MTTF etc), Computer architecture (Pipeline, Cache etc), basics of Verilog. The interviewer also about my graduate project and about my previous internship experience in detail. Interview went on for about 45 minutes. Overall good experience. The recruiter got back in touch after 10 days.
Thesis, Projects, WHy interested in qualcomm
PATHETIC as it never happened due to their cheap policies...
Fsm, divide by 5 counter, verilog
Describe good laboratory practice
Pros and cons of vernier TDC
Basic ML related questions, difference between boosting and tree methods, a lot of conversations about overfitting
Viewing 211 - 220 interview questions