Skip to contentSkip to footer

Fpga Engineer Interview Questions

Salaries
Interviews

542 fpga engineer interview questions shared by candidates

build module that takes a 2-bit state input (the state value is the actual input to the module) from another module, and changes a single bit output value based on which state you transition to next. These states come from a module in 10 MHz clock domain, You want to write out this 1 bit data from your module at 100 MHz ensuring that the output is stable before 80ns has passed after the state change. Clk to q delay less than 1 ns.
avatar

FPGA Engineer Instrument

Interviewed at Apple

4.1★
Oct 26, 2021

build module that takes a 2-bit state input (the state value is the actual input to the module) from another module, and changes a single bit output value based on which state you transition to next. These states come from a module in 10 MHz clock domain, You want to write out this 1 bit data from your module at 100 MHz ensuring that the output is stable before 80ns has passed after the state change. Clk to q delay less than 1 ns.

Viewing 41 - 50 interview questions

Glassdoor has 542 interview questions and reports from Fpga engineer interviews. Prepare for your interview. Get hired. Love your job.