Clock frequency divided by 3 circuit using flip-flop and logic gates.
Digital Design Engineer Interview Questions
553 digital design engineer interview questions shared by candidates
Static time analysis description questions
Data Structures questions Bit allocation questions Stack and heap design questions.
Everything on resume
introduce urself tell me about ur graduation project why did you choose this job
Synchronous vs Asynchronous reset, difference, pros and cons
Questions on how to implement FSM's
CMOS inverter, multiplexers, bitwise shifting, setup and hold time, slack.
introduce yourself draw logic gates flipflop array
Simple Electronics questions and Verilog exercises.
Viewing 301 - 310 interview questions