Not Applicable and confidential as per norms
Design Verification Engineer Interview Questions
950 design verification engineer interview questions shared by candidates
My projects which was relevant to job role
Asked me questions on Tessent tool
My experience was bad in 2 rounds otherwise good in other 3 rounds.
Given read and write freq, how to calculate FIFO depth?
Most of the questions were about my projects and basic questions regarding them like UART, FIFO , basic digital design questions, System verilog questions
How to convert hexadecimal to decimal.
- about SV, FIFO design, arbiter design
questions about OVM process
Find the number of '5''s in a rolling window of size 10. Flag an error when the count>4
Viewing 931 - 940 interview questions