Questions mostly about the project. Basics of Pcie protocol
Design Verification Engineer Interview Questions
951 design verification engineer interview questions shared by candidates
Started with self introduction What's your role in project What is constraints Clocking block Modport FIFO Polymorphism
FIFO, LIFO in Verilog
What is the difference between task and function
How do you access a register and confirm it is 12 bit or not?
It gets very technical ranging from Electrical fundamentals to RF fundamentals and then they start to dig deep on each aspect. Know your chip caps really well! I was asked questions on smith charts, imedance matching, typical RF receiver/transmitter systems, signal integrity issues, characteristics of RF amps. As far as behavioral questions were concerned - challenges faced in your last project, how did u solve it and what would your ex boss say about you if I asked him for a reference.
Where do you see yourself in 5 years?
1. Difference between inter assignment and intra assignment delay 2. Blocking and Non- blocking procedural block 3. How to design AND gate using MUX 4. Signals used in FIFO. 5. Do FIFO required address or not? 6. What do you understand by synchronous and asynchronous circuit. 7. How can we disable the randomisation ? 8. Why we use virtual interface in verification environment? 9. How to select and give in the particular testcase which were generated in generator block?
Explain the structure of uvm verification environment.
How to have accurate testing when you a large test case to cover.
Viewing 471 - 480 interview questions