Could you replace the CPU cache with an SRAM? If you can what would be an advantage and disadvantage.
Asic Engineer Interview Questions
1,075 asic engineer interview questions shared by candidates
write a function of swap(a,b) in C/C++ using pass by reference and pass by value.
basic timing questions. I accepted the offer.3 rounds for contract position in VLSI Synthesis/STA all fundamentals are needed timing and synthesis prespective
There are two large arrays filled with random 64-bit signed numbers. How do you determine what are the common numbers in the arrays? Give an algorithm that is linear in complexity. You can use unlimited memory.
how to generate a clock divide by 3
If you know system verilog. Write Fibonacci series. Can you reduce the variables?
what is the 3 Cs in cache miss?
question on clock gating- for an 8-bit wide register ,what are the different ways in which clock gating can be implemented to reduce overall power
Which gate would you prefer in a design? Nand or Nor? why?
Why would you use a Verilog Pre-processor?
Viewing 41 - 50 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer