Most questions were pretty much standard. What hit me was the being a PhD student, I was asked questions from Sophomore level courses. This was opposite to my previous interview with IBM, where they really RESPECTED my research and analytically walked me through the interview. The questions were 10101 sequence detector, CMOS inverter with just NMOS, importance of caches etc
FSM pattern detector, C++ code for fibonacci sequence, swap function, linux based question to replace all instances of a word in a file with another word without opening the file, blocking/non blocking operators in verilog.
Comp arch, C++, OOPS, Verilog, STL
Formal Verification, Assertions based questions based on the resume and projects
Define setup and hold time.
Is LPDDR5 PHY backward compatible?
Questions on Low power design.
explain and draw circuits/diagrams from projects on resume
cmos fundamentals, rtl design, verilog, physical design flow, static timing analysis and some aptitude questions
Describe a project where you have to regularly communicate with team members.
Viewing 381 - 390 interview questions