In this role, you will take full ownership of the implementation process at the top level of an enormous design—from RTL to GDSII—utilizing some of the……
This is an opportunity to make a meaningful impact within a talented, experienced team - and we offer a competitive salary and benefits package and a flexible……
As a Staff Design Verification Engineer at Analog Devices, you will provide technical leadership in developing verification strategies for our most complex……
In this role, you will take full ownership of the implementation process—from RTL to GDSII—utilizing some of the industry's most advanced technology nodes.…
Driving timing analysis and closure you will work with cutting-edge technology, collaborating closely with external IP providers, EDA vendors, and silicon/……
The main role is focused on the creation of new designs or the modification of current designs, in addition to related electronics in medical products or……
Design and deliver end-to-end Data Science and AI solutions , from business understanding and data exploration to model deployment and monitoring.…
As part of the hearables and wearables design team, you will create high-performance edge processing solutions that shape device operation, music enjoyment, and……
5+ years of related experience (or an equivalent amount of education and experience). Collaborate with design, R&D, and process teams to debug and improve……
By enabling seamless product configuration and ensuring accuracy, flexibility, and scalability, we directly impact revenue, operational excellence, and the……
Extensive experience in observability practices - leveraging metrics, telemetry using OpenTelemetry, alerts, and logs to ensure the squad’s systems are reliable……
As a Senior Software Engineer in the eCommerce team, you will be a key contributor to the Customer Identity & Access Management (CIAM) platform, delivering……
Working closely with Product Managers, Agile Delivery Managers, Enterprise Architects, and the Chapter Lead for Software Engineering, you will ensure……
Innovation in performance, power and cost to build the best possible product is a must. Participate in all phases of ASIC / FPGA design flow (Synthesis, Place &……
You will be involved in strategic initiatives linked to the European Commission, the European Defence Agency (EDA), and Ministries of Defence, working on……
For this position, we are looking for graduates in: Telecommunications Engineering, Computer Engineering, Industrial Engineering, Aerospace Engineering, or……
Actualmente, nos encontramos en búsqueda de un/a Senior Data Analyst / Data Engineer para unirse a nuestro equipo en Barcelona y liderar técnicamente uno de……
Additionally, you will have the opportunity to work on the analysis of the existing design, identification of reusable blocks, adaptation of the hardware……
For this position, we are looking for graduates in: Telecommunications Engineering, Computer Engineering, Industrial Engineering, Aerospace Engineering, or……
Cooperation with the rest of the team to define the characterization tests for the circuits in which the analog and mixed-signal blocks are integrated.…
Use AI to find out how well the skills on your resume fit this job description.
ID: PIE TOP-1
Description
We are hiring! Are you passionate about physical chip design and working through complex challenges? We need you. In this role, you will take full ownership of the implementation process at the top level of an enormous design—from RTL to GDSII—utilizing some of the industry's most advanced technology nodes. ! As a Physical Implementation Engineer, you will take ownership of the physical implementation process, from physical chip design to chip production and post-silicon validation. You will work with cutting-edge technology, collaborating closely with external IP providers, EDA vendors, and silicon/package vendors to deliver high-performance SoCs or SiPs for mass production.
What do we offer? Flexible work schedules, competitive pay, a highly collaborative learning environment, and opportunities for career growth. Come and join us in the beautiful city of Barcelona! Candies, coffee, and free Spanish lessons included! (Visa sponsorship available if required.).
Key Responsibilities
Top Level/Full Chip implementation engineer.
Experience of top level design planning, partitioning, and clock tree planning with many blocks including multiply instantiated modules ( MiM’s)
Experience with mixed top down design/bottom up design planning flows.
Understanding and ability to implement various clock tree strategies ( basic, Htree, Mesh, Multisource CTS)
Significant knowledge of and ability to contribute to top level STA and Physical verification as required.
In conjunction with the STA
engineer able to coordinate and drive block level timing and verification fixes required at block levels.
Requirements
Master’s or PhD degree in Computer Science, Microelectronics, or Physics.
Proven experience with multiple ( > 2) tapeouts of high-performance SoCs or SiPs.
Expert user of Synopsys tool suite ( Fusion Compiler &/or ICC2 + Primetime ) tools.
Experience with Physical Verification tools ( ICV/Calibre)
Advanced scripting skills in Tcl/Perl/Python for tool control and manipulation nand data extraction.
Experienced in using revision control systems, preferably GIT.
Additional
Able to guide and mentor
engineers.
Preferable acted as Physical Design
for at least 2 hierarchical designs in advanced nodes