Blocking vs nonblocking Flip-flops vs latch Uvmphases
Design Verification Interview Questions
1,114 design verification interview questions shared by candidates
Constraints, p_sequencer, m_sequencer, tb flow, agent
set up time, hold time
Describe your previous work experience
-Questions about cache coherency -Basic Verilog Questions -Questions about c++ and traversing trees
Questions were from resume. How will you verify a 32 bit ALU unit having 2 inputs is working fine for all 2^32 * 2^32 combinations?
Out of order processor, importance ILP (and it's advantages), Digital design (realizing basic gates with a MUX)
Design an FSM for an elevator, different kinds of coverage, describe some RTL bugs you found in your current role, describe UVM testbench, how are sequences and drivers connected
FIFO depth, and ASYNC FIFO test plan
Questions on pipelining
Viewing 981 - 990 interview questions