System Verilog Assertions.
Design Verification Interview Questions
1,114 design verification interview questions shared by candidates
There's a circuit diagram of two parallel capacitors with different charge voltages, connected by a transistor. What happens to those two voltages when the transistor turns on?
they asked about UVM architecture and classes concept .
tell me about uvm testbench top
build a 8 to 1 multiplexer with 2 to 1 multiplexer. use minimal number of components
Find a bug in Fifo verilog code
A packet with address, and data. The address range is split into 4 regions. Create a class that will generate 100 packets and cover all possible ranges.
What I know about verilog
Simplify the following circuit: One adder takes A and B as input, another adder takes C and D as input. Both adder's output connects to a MUX controlled by signal S, and the output of the MUX goes into a FF
What is the problem of cache coherency
Viewing 181 - 190 interview questions